


N-Channel Enhancement-Mode MOSFET (80V, 80A)

PRODUCT SUMMARY

V_{DSS}	I_D	$R_{DS(on)}$ (m Ω) Typ
80	80	6.8@ $V_{GS} = 10V$, $I_D=40A$

Features

- Super high density cell design for extremely low RDS(ON)
- Exceptional on-resistance and maximum DC current capability
- 100% Avalanche test
- Lead (Pb) -free and halogen-free



Absolute Maximum Ratings ($T_A=25^\circ C$, unless otherwise noted)

Symbol	Parameter	Ratings	Units
V_{DS}	Drain-Source Voltage	80	V
V_{GS}	Gate-Source Voltage	± 25	V
I_D	Drain Current (Continuous) @ $T_A=25^\circ C$	80	A
	Drain Current (Continuous) @ $T_A=75^\circ C$	60	A
I_{DM}	Drain Current (Pulsed) ^a	180	A
P_D	Total Power Dissipation @ $T_A=25^\circ C$	150	W
	Total Power Dissipation @ $T_A=75^\circ C$	90	W
E_{AS}	Avalanche Energy, Single Pulsed, $L=0.5mH$	540	mJ
I_S	Maximum Diode Forward Current	80	A
T_j, T_{stg}	Operating Junction and Storage Temperature Range	-55 to +150	$^\circ C$
R_{QJA}	Thermal Resistance Junction to Ambient (PCB mounted) ^b	40	$^\circ C/W$



a: Repetitive Rating: Pulse width limited by the maximum junction temperature.

b: 1-in² 2oz Cu PCB board



Electrical Characteristics (T_A=25°C, unless otherwise noted)

Symbol	Characteristic	Test Conditions	Min.	Typ.	Max.	Unit
• Off Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	80	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =48V, V _{GS} =0V	-	-	1	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =±25V, V _{DS} =0V	-	-	±100	nA
• On Characteristics						
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250uA	2.0	3.0	4.0	V
R _{DS(on)}	Drain-Source On-State Resistance	V _{GS} =10V, I _D =40A	-	6.8	8	mΩ
• Dynamic Characteristics						
C _{iss}	Input Capacitance	V _{DS} =30V, V _{GS} =0V, f=1MHz	-	2820	-	PF
C _{oss}	Output Capacitance		-	390	-	
C _{rss}	Reverse Transfer Capacitance		-	255	-	
• Switching Characteristics						
Q _g	Total Gate Charge	V _{DS} =40V, I _D =30A, V _{GS} =10V	-	88	-	nC
Q _{gs}	Gate-Source Charge		-	18	-	
Q _{gd}	Gate-Drain Charge		-	29	-	
t _{d(on)}	Turn-on Delay Time	V _{DD} =30V, R _L =15Ω, I _D =40A, V _{GEN} =10V, R _G =6Ω	-	17	-	nS
t _r	Turn-on Rise Time		-	69	-	
t _{d(off)}	Turn-off Delay Time		-	50	-	
t _f	Turn-off Fall Time		-	73	-	
• Drain-Source Diode Characteristics						
V _{SD}	Drain-Source Diode Forward	V _{GS} =0V, I _S =40A	-	-	1.2	V

Note: Pulse Test: Pulse Width ≤ 300us, Duty Cycle ≤ 2%



Avalanche Test Circuit and Waveforms



Avalanche Test Circuit and Waveforms

Typical Characteristics Curves (Ta=25°C, unless otherwise note)




Fig1. Typical Output Characteristics




Fig2. $V_{GS(TH)}$ Gate-Source Voltage Vs. T_j




Fig3. Typical Transfer Characteristics




Fig4. Normalized On-Resistance Vs. T_j




Fig5. Typical Source-Drain Diode Forward Voltage




Fig6. Maximum Safe Operating Area




Fig7. Typical Capacitance Vs. Drain-Source Voltage




Fig8. Typical Gate Charge Vs. Gate-Source Voltage







Fig9. Normalized Maximum Transient Thermal Impedance

TO-220-3L PACKAGE OUTLINE DIMENSIONS



COMMON DIMENSIONS



SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX
A	4.40	4.57	4.70	0.173	0.180	0.185
A1	1.27	1.30	1.33	0.050	0.051	0.052
A2	2.35	2.40	2.50	0.093	0.094	0.098
b	0.77	0.80	0.90	0.030	0.031	0.035
b2	1.17	1.27	1.36	0.046	0.050	0.054
c	0.48	0.50	0.56	0.019	0.020	0.022
D	15.40	15.60	15.80	0.606	0.614	0.622
D1	9.00	9.10	9.20	0.354	0.358	0.362
DEP	0.05	0.10	0.20	0.002	0.004	0.008
E	9.80	10.00	10.20	0.386	0.394	0.402
E1	-	8.70	-	-	0.343	-
E2	9.80	10.00	10.20	0.386	0.394	0.402
e		2.54	BSC		0.100	BSC
e1		5.08	BSC		0.200	BSC
H1	6.40	6.50	6.60	0.252	0.256	0.260
L	12.75	13.50	13.65	0.502	0.531	0.537
L1	-	3.10	3.30	-	0.122	0.130
L2		2.50	REF		0.098	REF
P	3.50	3.60	3.63	0.138	0.142	0.143
P1	3.50	3.60	3.63	0.138	0.142	0.143
Q	2.73	2.80	2.87	0.107	0.110	0.113
θ 1	5°	7°	9°	5°	7°	9°
θ 2	1°	3°	5°	1°	3°	5°
θ 3	1°	3°	5°	1°	3°	5°